Altera_ForumHonored Contributor18 years agoa problem about fir design using dspbuilder Hi, I want to design a fir filter with dspbuilder,but the result is not correct,I'm very confused. The following are the parameter I want to reach: The source signal is sythesis of a sin...Show Morefir_test.mdl81 KB
Recent DiscussionsTiming Slacks inside Altera IPPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger