Forum Discussion

Honored Contributor

15 years ago

A erratic phenomenon of FIFO in FPGA

Hello, I am using megawizard to generate a fifo of 8bitsx1024words in EP3C16. An interesting result occurs, when fifo is full(wrfull=1), it at the same time indicates that there is no data to r...

Altera_Forum

Honored Contributor

15 years ago

well, i am not clear what the speciall meaning is for half full reading.

in fact, i begin to read fifo when rdusedw=204. that's, if fifo buffers data greater than 204-byte, reading operation starts. or else, it is waiting.

it that not optimal?

Forum Discussion

A erratic phenomenon of FIFO in FPGA

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication