Forum Discussion

Contributor

3 years ago

A document describing complete flow

Hello, I am wondering if there is any document/video/training which would describe the complete flow. For instance, a simple gate + flip flop design, what does the tool do to synthesis it, how Quar...

ShengN_altera

Super Contributor

3 years ago

Hi,

May be the document (simple flip-flop example design) link below can help you as well:

https://www.intel.com/content/www/us/en/docs/programmable/683103/21-3/generating-initial-i-o-timing-data-for-fpgas.html

Thanks,

Best Regards,

Sheng

p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer.

Forum Discussion

A document describing complete flow

Recent Discussions

Cyclone IV GX Invalid JTAG ID Code - EPCS32

Updated .brd file for Stratix 10 GX dev kit

8 port 10/25G ethernet interface in Stratix 10

TSE MAC+PCS (SGMII, Cyclone 10 GX): mdio_out/mdio_oen never toggle, no matter what I write

Check COD for 5CSXFC6C6U23C8N , 10CX220YF780E6G