Altera_Forum
Honored Contributor
16 years ago7 segment display
FPGA: Cyclone II software: Quartus II 9.0 I have a std_logic_vector number which I want to display on the 7 segment display. meaning: addr_reg: buffer std_logic_vector(log_2_of_num_of_sta...