Forum Discussion
Altera_Forum
Honored Contributor
8 years ago --- Quote Start --- Hi, Not supported. Cyclone V supports PLL input clock range of 5MHz to 670MHz. https://www.altera.com/en_us/pdfs/li...v/cv_51002.pdf Let me know if this has helped resolve the issue you are facing or if you need any further assistance. Best Regards, Anand Raj Shankar (This message was posted on behalf of Intel Corporation) --- Quote End --- Thanks, Anand. Sorry for the confusion. My real question is about the output frequency of the PLL. Can it go up to 5.775 GHz, and can it be pumped out of the chip on a differential output like LVDS? Regards, Glenn