Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributor2.6GHz serial IO without transceiver
Hello, I'm working in a project that using FPGA and high speed comparator to acquire external signals. In the design, the comparator acquire data and translate to PECL logic( equal or less t...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- Is there any method to make the FPGA interface with 2.6GHz serial data without Transceiver or make the Transceiver acquire data simultaneously? --- Quote End --- Your problem description isn't very detailed. I understand, that you mean to actuslly sample data at a rate of 2.6Gbps? In this case, the first variant can be excluded, unless you are using external SERDES hardware, e.g. an ECL shift register. For the second variant, did you check if your FPGA is able to read raw serial data with it's Gigabit transceivers? Some FPGA families are rather restricted in this regard, e.g. limited to DC balanced bit streams.
