Altera_ForumHonored Contributor9 years ago10M50DA clock frequency PLL in EPE Hi ALTERA-forum, I am new to the FPGA design and now want to start with the EPE. Now I have two problems. One with the frequencies and another with the dissipation. 1. I want to use the...Show More
Recent DiscussionsRequest for COO infoJTAG Chain Broken on Agilex 7-I Dev KitFeasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LPQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?