Altera_ForumHonored Contributor9 years ago10M50DA clock frequency PLL in EPE Hi ALTERA-forum, I am new to the FPGA design and now want to start with the EPE. Now I have two problems. One with the frequencies and another with the dissipation. 1. I want to use the...Show More
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices