Altera_ForumHonored Contributor15 years ago(10036)Can't resolve multiple constate drivers assigment Hello, Im kinda new with Quartus II and VHDL so let's go. Im projecting a simple CPU. with 4 registers. so i have 2 signals to let the register (normal_buffer) read from the bus or right. th...Show More
Altera_ForumHonored Contributor15 years agoJust found my error... thanks the administrator can delete/lock the post.
Recent DiscussionsSystem PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?Request for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts