Altera_ForumHonored Contributor16 years ago(10036)Can't resolve multiple constate drivers assigment Hello, Im kinda new with Quartus II and VHDL so let's go. Im projecting a simple CPU. with 4 registers. so i have 2 signals to let the register (normal_buffer) read from the bus or right. th...Show More
Altera_ForumHonored Contributor16 years agoJust found my error... thanks the administrator can delete/lock the post.
Recent DiscussionsAbout floating voltage of the Agilex 3 power on resetLooking for the Document ID 854068Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.