Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

.mif file problem

Hi,everyone ! i got a 256*256 gray-scale lena picture.i want to store it into the sram.Due to the limitation of the FPGA internal memory size. i divided the picture into 2 mif file, and send it to th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

sir i am using quartus v6.0 (available with the kit)

and i want to save a small template (image or frame) in the ROM to recall it during the compilation process when the real time video will be running through the FPGA kit.

"in the verilog HDL syntax" of insert template, there are three types of Full Design, which one i should use?

Full Design: Counter

Full Design: Flipflop

Full Design: Tri-state Buffer

these are three options in quartus v6.0