Altera_ForumHonored Contributor15 years ago.elf is not fused in fpga hi , while fusing .elf file its giving error. leaving target processor paused.can anybody tell me ,what is mean of it and why it giving that kind of error. thanks ajayShow More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts