wrong data in rx_parallel_data A10 Transceiver design
Hi,
I am running a simulation of an Arria 10 native transceiver IP + reset controller IP + Atx_pll
Under the 10GBase Protocol so I can transmit 64 bits of data.
The ref clock is 322.265625 Mhz,...