Forum Discussion

Occasional Contributor

5 years ago

wrong data in rx_parallel_data A10 Transceiver design

Hi, I am running a simulation of an Arria 10 native transceiver IP + reset controller IP + Atx_pll Under the 10GBase Protocol so I can transmit 64 bits of data. The ref clock is 322.265625 Mhz,...

CheepinC_altera

Regular Contributor

5 years ago

Hi,

Sorry for the delay. Glad to hear that you have managed to resolve the issue.

Forum Discussion

wrong data in rx_parallel_data A10 Transceiver design

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA