Would anybody has timing signal graph for HSMC port data communication?

Question

I have Altera DE4 and DE1 FPGA board, and trying to use these as a master-slave combination.

So far, DE4 board seems to have problem with it's GPIO ports, so I'm trying to use GPIO-HSTC card to connect two boards. ( while DE4 board only supports HSMC format, and I understands that HSMC and HSTC shares same port, right?)

GPIO timing signal can be easily found, but I can't find one for HSMC or HSTC timing signal information.

thank you for reading :)

yuanli_s_intel · Answer

Hi Dongyoung Rim,May i know what do you mean by HSMC or HSTC timing signal information?Thank You.

drim0 · Answer

Hi Bruce,  First, thank you for a reply.I'm sorry that I didn't describe details and confused you.For GPIO, Intel provides user guide :https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug_altera_gpio-17-0.pdfI have found one seems like manual for HSMC:https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/hsmc_spec.pdfIt rather contains mechanical and electrical specs for manufacturing which doesn't help much.If there are any guide or examples I can get help using HSMC, please help.Thank you very much. Thank You.

yuanli_s_intel · Answer

If you are saying about the HSMC usage in general. Yes that document can be used for that. As the pin assignment on the HSMC port is per standard.

If you would like to communicate between 2 devices using HSMC. You will need to figure out which pin is connecting to the device and then you only can design your quartus design with that.

Forum Discussion

Would anybody has timing signal graph for HSMC port data communication?

3 Replies

Recent Discussions

The old NIOS development kit, Stratix edition: factory demo image.

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector