ymiler
Contributor
3 years agoWorst-case operating conditions
The timing analysis is performed to check for violation with the fastest speed grade "type" of FPGA defined in the project and with the slowest for the upper and lower temperature limit
I would like to ask if there is a option to define my worst cases (temp & voltage)
Thanks
Yishay