Will the weak pull ups on I/O prior to configuration damage other unpowered ICs it is connected to?

I am designing a cyclone IV device connecting to an ARM processor and DSP. On power up, there is some finite time before the ARM processor would configure the FPGA through passive serial method. The ...