why does the f-tile ethernet hard ip can not assert rx am lock & pcs ready in 100G-1 mode ?

I got error free in prbs31q test，but the rx pcs still can not achieve am lock & pcs ready. I use an Agilex™ 7 FPGA I-Series TransceiverSoC Development Kit , and the project is the example generated...