Forum Discussion

Occasional Contributor

5 years ago

When LVDS using external PLL, how does Rx recover data and deal with phase changing?

Hi experts, Question about LVDS implementation with external PLL. We are using 10M50 board. Since there is no LVDS tx output clock when using external PLL, how does Rx end recover the data it r...

Rahul_S_Intel1

Frequent Contributor

5 years ago

Hi ,

I understand your concern, with my know knowledge the explanation for the data realignment is not there in the lvdsUG for Max 10. And I do not have any procedure , but in Stratix 10 UG , there is recommendations. May be you can implement the same in Max 10.

Refer page no:27

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/archives/ug-s10-lvds-19-4.pdf?wapkw=phase%20recovery%20lvds

Forum Discussion

When LVDS using external PLL, how does Rx recover data and deal with phase changing?

Recent Discussions

DE10-Lite unable to flash?

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Available replacement for the discontinued P/N: MK-A5E065BB32AES1 ?