Forum Discussion

JohnSyu's avatar
JohnSyu
Icon for New Contributor rankNew Contributor
1 year ago

What's the general recommended power supply decoupling capacitors solution for MAX10 10M50DAF256

Hi to the community, I'm seeking your assistance. Recently I'm trying to design with application of 10M50F256 or 10M40F256, and I have read many Intel documents such as: 1. design files expecily sc...
Board Debug
Fpga Devkit
Ash_R_Intel's avatar
Ash_R_Intel
Icon for Regular Contributor rankRegular Contributor
1 year ago

Hi,

Number of decoupling capacitors depend upon the current consumption of the design. The frequency of the design, blocks used, number of IOs etc. affect the current consumption. The end goal is to achieve a low impedance profile (Zeff) below the target impedance (ZTARGET) up to the desired frequency (Ftarget or Feffective).

To understand more, refer to several documentations available on the website: Power Distribution Network (PDN) | Intel.


Regards