What are the simple methods to improve frequency of the RTL?

Question

Hi,I am using Cyclone V GT board, My RTL needs to have multiple stages and nested if else loops. But I intend to reach a Frequency of 200 MHz.Currently I have my design running at 140Mhz. I use a single clock for the module.What are the main points / solution to  keep in mind while improving frequency of the design.

kennyt_altera · Answer

you may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an584.pdf page 18

sstrell · Answer

You can also check out this online training and other related trainings:https://www.intel.com/content/www/us/en/programmable/support/training/course/ohdl1130.html#iwork4intel

sushmita · Answer

Thank you for the reply.

Forum Discussion

What are the simple methods to improve frequency of the RTL?

3 Replies

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA