Forum Discussion

New Contributor

5 years ago

We need to replace an ACEX 1K FPGA model EP1K100. The suggested replacement for ACEX 1K is the MAX V; however, the MAX V only has 2210 LEs which isn't enough (EP1K100 has 4992 LEs). The MAX 10 is a better match. Is this an appropriate choice?

Here are the requirements base on our compiler results: Family - ACEX1K Device - EP1K100QC208-1 Timing Models - Final Met timing requirements - Yes Total logic elements - 2,440 / 4,992 ( 49 % )...

KennyT_altera

Super Contributor

5 years ago

When you mention software, do you mean using NIOS(c code) or just verilog or vhdl code?

Yes, you are right, Max 10 had more LE compare to Max V. You may also consider other device depending on your requirement. You can check over here.

https://www.intel.com/content/www/us/en/products/programmable/fpga.html

Forum Discussion

We need to replace an ACEX 1K FPGA model EP1K100. The suggested replacement for ACEX 1K is the MAX V; however, the MAX V only has 2210 LEs which isn't enough (EP1K100 has 4992 LEs). The MAX 10 is a better match. Is this an appropriate choice?

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Agilex5 HPS2FPGA usage

Mandelbrot viewer on Cyclone V - Platform Designer layout