SZhou22New Contributor6 years agovoltage toleration for the high Z state What is the voltage toleration for IO pin high Z state of FPGA/CPLDs? Would 15V damage the chip?
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Slow Runtime Performance in FIL Implementation on DE2-115 Using EthernetCXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)Agilex5 HPS2FPGA usageMandelbrot viewer on Cyclone V - Platform Designer layout