ymiler
Contributor
Contributorvirtual clock
Hi Is there an option to define clock delay for virtual clock ? Thanks
Forum Discussion
sstrell
Super Contributor
Super ContributorNo. A virtual clock never enters the FPGA so it wouldn't make any sense.
For a synchronous I/O design, the delay is included in your set_input_delay or set_output_delay constraint.
