Verilog Coding

I am getting the following error [Synth 8-403] loop limit (65536) exceeded Could somebody please help, the design code is as below: module latchregister_4bit( input clk, reset, input in, o...