Verilog code of sample decimation on DE1 SoC.

Attached is a small design example of a simple Verilog module that performs decimation by a factor of 2. This means it takes every other input sample and discards the rest. This is a basic example of decimation by a factor of 2. You might need to adjust the bit widths, decimation factor, and other aspects of the module. Also, you prolly want to include additional logic for handling synchronization and other functionalities based on your application needs.