Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Using CML or DQS transceiver pins as LVDS possible in Stratix V DSP Dev Kit?

Hi, Forgive me if the question is basic. I am new to the field of FPGAs. I give a short version of the question. And a long version of the question. For those interested :). Note: Re...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

I believe he meant that aligning samples from the ADC could pose a problem with transceivers.

If your requirement is such that samples from each channel of the ADC have to be in sync, then it might pose a problem knowing which sample was which.

This shouldn't be much of a problem if there are only 3 ADC channels. The case I was discussing had 96 channels :)

Although, only he can properly answer your question. This was my understanding of it.

I guess it would also depend on the ADC in question.. Which part are you using?

Hope this helps.

-

Zubair

--- Quote End ---

Thanks Zubair,

I started a new thread for this since my reply to this thread was getting hung up in the approval process. Dave answered my question in the other thread.

I have a lot of channels too (16 x 3 ADCs) that I need to get into the FPGA so the transceivers do not seem like the right solution. I'm using the AD9650.

-Mike