Forum Discussion

Occasional Contributor

6 years ago

Using Altera reserved I/O pins by an Altera IP

hey, I'm using Altera IP that requires I/O pins that also reserved for Altera so I got Fitter's Quartos errors such as: Error(176310): can't place multiple pins assigned to pin location Pin_E2 (IOP...

sstrell

Super Contributor

6 years ago

What IP? What device? More detail needed.

#iwork4intel

Forum Discussion

Using Altera reserved I/O pins by an Altera IP

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA