Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

TSE MAC, RGMII, Marvell 88E1111 PHY

I am using a Cyclone IV GX dev kit. I have built a qsys system with TSE MAC core. The MDIO connection with the PHY works well. I have enabled the PHY delay options. But I cannot send and receive pac...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

shuhana -

Your frame is getting corrupted somehow. The first step would be to isolate where the corruption is occurring (in the FPGA or somewhere downstream). I recommend using SignalTap to see what actually goes into and out of the MAC.

Do you have a NIOS in the design? Are you using a DMA?

And how are you capturing the received frame? Are you using wireshark or something equivalent? At this point you just have to follow the packet from where it originates in the FPGA all the way through to where you receive it and find out where things go wrong.