Forum Discussion

Occasional Contributor

7 years ago

Struggling with the (mSG)DMA Controller Core

Still relatively new to FPGA development and I am currently working with the Intel Stratix SX 10. I was wondering if anyone knows how to connect the DMA Controller Core in the GSRD version 19.1 found...

Ahmed_H_Intel1

Frequent Contributor

7 years ago

Hi,

There are some available examples for using the Modular Scatter Gather DMA. Please check the following examples:

1- https://fpgacloud.intel.com/devstore/platform/12.1/Standard/modular-sgdma-video-frame-buffer/

2- https://fpgacloud.intel.com/devstore/platform/12.1/Standard/modular-sgdma/

3- https://fpgacloud.intel.com/devstore/platform/17.0.0/Standard/hyperram-msgdma-reference-project/

4- https://fpgacloud.intel.com/devstore/platform/17.0.0/Standard/hyperram-msgdma-reference-project-for-ebv-hypermax-board/

5- https://fpgacloud.intel.com/devstore/platform/16.0.0/Standard/max10-10m50-development-kit-ghrd-with-nios-iiddr3qspi-flashethernetmsgdmauartadc-with-linux/

Please let me know if you need more help?

Regards,

Forum Discussion

Struggling with the (mSG)DMA Controller Core

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work