Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Stratix V DSP Kit Transcievers

Hi, I was looking at the schematic and the reference manual for the Stratix V DSP development kit http://www.altera.com/products/devkits/altera/kit-stratix-v-dsp.html The transceivers...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

The LVDS are already being used for another data stream. All of them except 1 data channel..

8/10b encoding it is. Can you give some guidance for the hardware folks? Because they want to get the PCB routing done as soon as possible.

I am asking for single-ended signals to port B. Plain and Simple. And 8 data channels to the transceivers(AC coupling them).

At the moment, I'm also asking them to route the frame clock to port B on an LVDS dedicated clock port. The clocks on the same port are already populated.

Its a little farther away from the transceivers. Don't know if they'll be useful or not. But just in case.

Any tips or anything I'm missing?

Thanks

Zubair