Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Stratix V Development board with QSFP ports

Hi, We have just bought a Bittware S5-PCIe-HQ development board which has a Stratix V FPGA. On the board are 2 QSFP+ ports. We wish to use these ports to transmit and receive data to and f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

I'm not sure how little of an TCP/IPv4 stack you can get away with these days. I'm not sure you'll get away with (the equivalent of) an early 1980s implementation. IPv6 support is another monstrous headache!

A hardware only solution might also take a lot of logic and be very hard to debug.

It might be easiest to use a nios to handle the connection establishment (and possibly received data acks) and just implement data sending in VHDL.