Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorStratix 10 JTAG to Avalon Master Bridge Exception
I am attempting to use the JTAG to Avalon Memory Map Master Bridge IP core with a Stratix 10 Signal Integrity Kit but when I program the board with the System Console I get an exception saying that n...
Altera_ForumHonored Contributor
Honored ContributorThe pictures are too small to see.
Is this system the entire design? Where is the clock coming from?
