Forum Discussion

AleCampla's avatar
AleCampla
Icon for New Contributor rankNew Contributor
5 years ago
Solved

Stratix 10 1G/2.5G Ethernet reconfiguration not working in hardware

Hi, i have ported the design of the 1G/2.5G Ethernet Design Example to the Stratix 10 MX. I removed the loopback on the gmii side, the traffic controller and one of the two channels, as my design...
  • AleCampla's avatar
    AleCampla
    5 years ago

    Hi dlim,

    I finally managed to communicate with the PHY.

    One problem was that some of the switches were not in the right position, so the pointer in the scripts was not pointing to the S10 FPGA.

    Also a reset_n on the fw side was not negated (and so it was always in resetting all the time).

    This is then solved.

    A part for one register (for auto negotiation enabling) that I can't write.

    But I would open a new ticket for that.

    Thanks for your support.

    Alessandra

Deshi_Intel's avatar
Deshi_Intel
Icon for Regular Contributor rankRegular Contributor
5 years ago

Hi,


Sorry for the late reply.


Look like you are still facing some issue in accessing the Ethernet design via system console.


My suggestion is maybe you can try with simpler design to ensure you can get system console working correctly with your S10 MX dev kit first.


For S10 MX dev kit board, you just need to ensure you have configure all the board jumper setting back to default position.


For debugging system console, the connection mainly is relying on JTAG connection.

  • You can try reduce JTAG frequency lower from 24MHz to either 16MHz or even 6MHz
  • Also make sure you have provided correct reset sequence and clock frequency to the reconfig clock of your Ethernet IP design.


Thanks.


Regards,

dlim


AleCampla's avatar
AleCampla
Icon for New Contributor rankNew Contributor
5 years ago

Hi dlim,

I finally managed to communicate with the PHY.

One problem was that some of the switches were not in the right position, so the pointer in the scripts was not pointing to the S10 FPGA.

Also a reset_n on the fw side was not negated (and so it was always in resetting all the time).

This is then solved.

A part for one register (for auto negotiation enabling) that I can't write.

But I would open a new ticket for that.

Thanks for your support.

Alessandra