hsynNew Contributor5 years agoSPI TIMING CONSTRAINTS Hello, How can I constraint spi signals shows on below? I didn't understand how I can write a sdc file for this scenario. 20200717_115029.jpg3.2 MB
Recent DiscussionsStratix 10 Development Kit HiLo connectorStratix 10 GX SI Board - issue with the Board Test System (BTS)About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitDE10-Lite unable to flash?Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).