hsynNew Contributor6 years agoSPI TIMING CONSTRAINTS Hello, How can I constraint spi signals shows on below? I didn't understand how I can write a sdc file for this scenario. 20200717_115029.jpg3.2 MB
Recent DiscussionsBoard Test System Download Package – Stratix 10 TX Signal Integrity Development KitHelp needed to start PAM4 loopback test on Stratix 10TX-SI KitProper PERST# connection for FMC on Agilex5 Modular Development KitSolvedWorkaround for TCK frq. limitations on USB-Blaster I/II/III & Clones (fixing "JTAG chain broken")Rev B Arria 10 development kit
