Forum Discussion

New Contributor

9 months ago

Solved

Simulation LPM_ADD_SUB

Good morning, 'm trying to simulate a simple three-bit adder with 1 but as soon as I launch ModelSIM and force the input signal to 000 for example, the output signal remains in z state. I also tried ...

Fpga Devkit

sstrell
9 months ago
Did you parameterize and generate this?
https://www.intel.com/content/www/us/en/docs/programmable/683490/24-1/parameters-22365.html

Savino

New Contributor

9 months ago

sorry, the right figure is this

sstrell

Super Contributor

9 months ago

Did you parameterize and generate this?

https://www.intel.com/content/www/us/en/docs/programmable/683490/24-1/parameters-22365.html

Forum Discussion

Simulation LPM_ADD_SUB

Recent Discussions

Stratix 10 Development Kit HiLo connector

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Mandelbrot viewer on Cyclone V - Platform Designer layout

Failed to get MAX10 Triple Speed Ethernet example design to compile

A question about reading the configuration space of the R-Tile PCIe IP EP