Forum Discussion

Savino's avatar
Savino
Icon for New Contributor rankNew Contributor
10 months ago
Solved

Simulating by ModelSIM signals multiple blocks nested inside each other on quartus||

good morning, in the quartus|| environment I inserted in a new schematic file, two blocks: an LPM Counter and an LPM compare and other signal like clock, ect. After that I created a new block contain...
Fpga Devkit
  • ShengN_altera's avatar
    ShengN_altera
    10 months ago

    Hi,

    Please follow the previous mentioned steps.

    In work library, double click the main screenshot:

    In object panel, you'll see those signals clk, clk_en, cnt_en, as_res, spi, out. Select all and right-click -> Add Wave screenshot:

    Those signals will be added to wave panel screenshot:

    Thanks,

    Regards,

    Sheng

Savino's avatar
Savino
Icon for New Contributor rankNew Contributor
10 months ago

again many tks, all clear now and i can simulate all that I need. Very good community here.

I have now a new question: when I open ModelSIm and I try to force a variable (ex. at 15 bitn lenght), i know how force but, is possible load some value (like a pre-load?). I mean: i want load some data that each clock cycle need to be update with new force value. Is it posible?.

Examplke:

clk = 1 0 1 0 1 0 1 0 1 0 1 0 1 0 ..................ecc

q(13..0) = 1 3 4 5 7 7 66 76 45 34 55 66 77 77 ..................ecc

so there is a way to load like a file in to q(13..0) that every rising clock edge, automatcly this value change/update?