Forum Discussion

Savino's avatar
Savino
Icon for New Contributor rankNew Contributor
1 year ago
Solved

Simulating by ModelSIM on quartus|| 9.0 - XOR function bus_signals error in verilog file

Good evening everyone, for several hours I have been running into a problem using quartus|| 9.0 and ModelSim. I have created a very simple project with a bus input and a bus output, and an XOR funct...
Fpga Devkit
  • ShengN_altera's avatar
    ShengN_altera
    11 months ago

    Hi Savino,


    I misunderstood the situation. As mentioned by sstrell, the input must be same width. Using same width will be no problem.

    You're using different width, that's why causing the bug.


    Thanks,

    Regards,

    Sheng


ShengN_altera's avatar
ShengN_altera
Icon for Super Contributor rankSuper Contributor
11 months ago

Hi,


Please change this assign out = in[29:0] ^ {in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in,in}[30]; to this assign out = in[29:0] ^ in[30];


Thanks,

Regards,

Sheng


  • Savino's avatar
    Savino
    Icon for New Contributor rankNew Contributor
    11 months ago

    Hi, I tried all the combination without succes and at the end i used more xor gate for each single data, like attached and i fixed the issue but if is possible do the xor operation in one shot for me is better (like at beginning working with bus data)