Forum Discussion

New Contributor

6 years ago

"Simple power sequencing using MAX 10 FPGAs"-Design Files

Hello, I found this video:https://www.youtube.com/watch?v=Z0SRRmd4KTw on the official Intel FPGA youtube channel. In the video there is a link to the Design Files for this project. But since it is a...

YuanLi_S_Intel

Regular Contributor

6 years ago

Hi Sebastian,

You may find the information at link below:

https://forums.intel.com/s/createarticlepage?articleid=a3g0P0000005QkqQAE&action=view

Thank You.

Forum Discussion

"Simple power sequencing using MAX 10 FPGAs"-Design Files

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA