Forum Discussion

dboyle's avatar
dboyle
Icon for New Contributor rankNew Contributor
4 years ago

SignalTap Cyclone V query

Hello, Newbie query but any pointers in how to do this would be much appreciated. I am trying to debug FPGA logic when SW is running on the ARM using. The steps I take are as follows; 1. I gene...
dboyle's avatar
dboyle
Icon for New Contributor rankNew Contributor
4 years ago

Hi sstrell,

I haven't got that far.

My question is how I get the Signal Tap tool to acquire the nodes via JTAG when booting the SOC from Memory (image file) rather than download the SOF file via JTAG as the tool seems to explicitly require?

Regards.

Dominic