Forum Discussion

New Contributor

6 years ago

sharing access to the internal JTAG interface

I'm implementing Encryption in the JTAG secure mode as per AN556 in my design. I want to have access to the internal JTAG interface to be able to unlock / lock the JTAG interface for reprogramming t...

MEIYAN_L_Intel

Frequent Contributor

6 years ago

Hi,

Upon checking, you could be to use jtag interface with multiple entities by set the altera_virtual_jtag to access to the PLD source.

For more information, you may need to refer to the document as link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_virtualjtag.pdf

Thanks

Forum Discussion

sharing access to the internal JTAG interface

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA