Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Setting Tco and Tsu constraints, DE0-nano

Hi All, As part of the process of attaching University Program -> Memory -> SD Card Interface SOPC IP module to a NIOS processor I noted " it is important to set Tco and Tsu constraints for the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I believe tCO is meant for input state and tSU for output state (though the other way round is also allowed but unusual).

if tCO is meant for input then the rule for set input delay is:

set_input_delay <10 ...

and so tSU is for output then the rule for set ouput delay is:

set_output_delay -max <10 and add it to above

if we go for the odd case of opposite sense then:

set_input_delay –max < ui – tsu > i.e. unti interval minus tSU

while set output delay relation to tCO is not documented as far as I am aware.