SKon1Occasional Contributor6 years agoSetting output delay Hello, I want to constrain my system (attached) for input and output delays. The input delay is straightforward. But I have my doubts about the output delay. This is what I did for the input delay...Show Moresystem.png12 KB
sstrellSuper Contributor6 years agoYup.https://www.intel.com/content/www/us/en/programmable/support/training/course/oddr1000.html#iwork4intel
Recent DiscussionsAgilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_AlteraAgilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPsSyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series designR-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not workPCIe Root Complex on DK-A5E013BM16AEA
