Forum Discussion

Occasional Contributor

6 years ago

Setting output delay

Hello, I want to constrain my system (attached) for input and output delays. The input delay is straightforward. But I have my doubts about the output delay. This is what I did for the input delay...

SKon1

Occasional Contributor

6 years ago

Thanks,

That was a theoretical question - so the actual setup/hold times aren't relevant.

Is there another lecture on DDR interfaces ?

Forum Discussion

Setting output delay

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA