Forum Discussion

New Contributor

6 years ago

S10 PCIEGEN3X16 的example 仿真疑问

通过仿真S10 PCIEGEN3X16 的example，发现DMA 一共给dma_controller 下发了5个指令，如下图所示：指令1 ：输出给 Read data mover interface 的 dma_rddm_desc_data端口指令2：输出给 Read data mover interface 的 dma_rddm_desc_data端口指令3：输出给 Wr...

SengKok_L_Intel

Regular Contributor

6 years ago

Hi,

I believe this is something related to the Read & write DMA operation, you may refer to the section 7.1.3.1 in the following link.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/avmm_stratix10_hard_ip+_ug.pdf

Regards -SK

Forum Discussion

S10 PCIEGEN3X16 的example 仿真疑问

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA