Altera_Forum
Honored Contributor
16 years agoRunning Triple Speed Ethernet Design on Cyclone III Development Board
I am attempting to run the Simple Socket Server example code on a Cyclone III Development Board. The design compiles in Quartus 9.1 and I can program the board.
I generated an app and bsp for the Simple Socket Server example using Nios II 9.1 Software Build Tools for Eclipse. I selected the correct SOPC information file. The project compiles, and I can run it on the target hardware. Everything seems to run okay, but I cannot connect to the device. Using a packet sniffer, I can see my PC generating ARP packets; however, the target never generates any packets in response at all. The link_1000 and DUPLEX LEDs are both illuminated. The RX LED blinks when the ARPs go out from the PC, also. I noticed the following comment in the readme file for the design: - The 3c120 development kit board is using RGMII interface for the PHY connection, the TSE initialization need to updated to turn on the timing control on the Marvell PHY. Please refer to the simple_socket_server_tse_3c120_rgmii and web_server_tse_3c120_rgmii for the details. I suspect this may have something to do with the problem, but I am not sure. Can anybody tell me what I need to do to get this running? Additional Information: The console output is as follows: =============== Software License Reminder ================ This software project uses an unlicensed version of the NicheStack TCP/IP Network Stack - Nios II Edition. If you want to ship resulting object code in your product, you must purchase a license for this software from Altera. For information go to: "http://www.altera.com/nichestack" ===================================================== InterNiche Portable TCP/IP, v3.1 Copyright 1996-2008 by InterNiche Technologies. All rights reserved. prep_tse_mac 0 Your Ethernet MAC address is 00:07:ed:ff:22:2e prepped 1 interface, initializing... [tse_mac_init] INFO : TSE MAC 0 found at address 0x08004000 INFO : PHY Marvell 88E1111 found at PHY address 0x12 of MAC Group[0] INFO : PHY[0.0] - Automatically mapped to tse_mac_device[0] INFO : PHY[0.0] - Restart Auto-Negotiation, checking PHY link... INFO : PHY[0.0] - Auto-Negotiation PASSED INFO : PHY[0.0] - Checking link... INFO : PHY[0.0] - Link established INFO : PHY[0.0] - Speed = 1000, Duplex = Full OK, x=1, CMD_CONFIG=0x00000000 MAC post-initialization: CMD_CONFIG=0x0400020b [tse_sgdma_read_init] RX descriptor chain desc (1 de