Altera_ForumHonored Contributor16 years agoQuestion about LVDS channels on the HSMC port regarding the Stratix IV GX FPGA development kit, see: http://media.digikey.com/pdf/data%20sheets/altera%20pdfs/dk-dev-4sgx230n-c2.pdf specifically, regarding pages 40-49 in the Stratix IV E ...Show More
Recent DiscussionsMandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Stratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector