Forum Discussion

RAafr

New Contributor

6 years ago

programming the 10CLP025K02676 (CYCLONE 19 LP FPGA EVALUATION KIT BOM)

YuanLi_S_Intel

Regular Contributor

6 years ago

Hi Rubana,

By right it shouldnt be. I can program at myside. Can you try to change all the switches to default position? Also, have you tried to program with USB Blaster II?

THank You.

Forum Discussion

programming the 10CLP025K02676 (CYCLONE 19 LP FPGA EVALUATION KIT BOM)

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work