Altera_Forum
Honored Contributor
16 years agoProblems with the video decoder on the DE2- Board
Before I’m starting to describe my problem let me tell you, that I’m working with the Quartus II v8.1 Web Edition, the Altera DE2 Board (especially the ADV7181B Video Decoder) and the PAL-Output of a Panasonic Digital Camera.
To prepare my work I tried to find out how many clock cycles appear in one video line (PAL). It’s a very simple design – a normal counter which resets with HSYNC and displays the value with the red LEDs. The simulation was already successful, but when I download my design into the FPGA the following problem occurs: some LEDs are flickering and some are active all the time. If I would ignore the flickering ones, my counter would show the correct length of a PAL-Line. My question is now, shouldn’t have every line the same length? Why are there some LEDs flickering? Is it a problem of the video decoder, my camera or is it a mistake in my design? My design file is in the appendix. I really hope someone can help me, because this problem cost me a lot of time until now. Thanks a lot. Alex