Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorProblem Implementing clock in Cyclone II (Altera-DE2)
Hello, I want to generate a clock with 50% duty cycle, but the frequency must be 9999 Hz <= f < 10000 Hz. I tried implementing with counter division and multiplication, but can't seem to find the ...
Altera_ForumHonored Contributor
Honored ContributorIf you insist for two PLL then you need to use external path in Cyclone II...
you can use one prescaler to create input clock for PLL
