Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

PIO to Memory to PCIe on Arria II GX

Hello, I'm sorry to ask you such simple things, but I'm nearly running mad. My Problem is: I want to check the data of a 32 bit wide general bus. This bus has a clock of 50 MHz. My intention is...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I'm running mad with this!

OK, I created a bdf-File where I connected the PIO Inputs to a Pin PIOIn[31..0]. Then I created a node in Pin-Planner with the same Name and in the "Set Up Top-Level-Design File" I declared them as Input. Then I typed in the Pins on each Port of the PIO (PIOIn[0] to PIOIn[31]).

Back in the bdf-File there was a Box which shows me the Pins and beyond them the Signal I want to use (3.3-V LVTTL).

But the Assignment-Editor shows the PIOIns always as unknown.

Must I create a Top-Level-Design File? I have tried this but it always destroys the Design because there seem to be some pins that are assigned to several Inputs/Outputs.

Is there anybody out there who can give me a dumba*s-Manual.

I already tried to use the Help and read in the Altera Manual but all it says to me is:

"The Pin Planner is a thing to plan your pins."

Please HELP!!