Forum Discussion

Occasional Contributor

6 years ago

PCIe hard IP example design generation fail

Hi I generate example design of Stratix PCIe hard IP and get error message as following figure. Could you please fix the problem? PS. I'm using Quartus v18.1.2 and v19.1.

SengKok_L_Intel

Regular Contributor

6 years ago

This problem may only happen in certain PC or OS. For a quick workaround, I have helped to generate the design and attached it here for your reference.

Regards -SK

Forum Discussion

PCIe hard IP example design generation fail

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work