PCIe hard IP example design generation fail

Hi I generate example design of Stratix PCIe hard IP and get error message as following figure. Could you please fix the problem? PS. I'm using Quartus v18.1.2 and v19.1.